



**G. H. Rasoni College of Engineering  
& Management, Wagholi, Pune**

**(Autonomous Institute)**



**Department of Electronics & Telecommunication**

**Post Graduate Course**

**Syllabus Proposal**

**Submitted to BOS (E&TC)**

**for**

**M TECH (VLSI & EMBEDDED SYSTEMS)**

**Semester- I/II/III/IV**

**Academic Year 2017-18**

**Engineering | Management | Law | Schools | Other Courses |**

**• NAGPUR • AMRAVATI • AHMEDNAGAR • PUNE • JALGAON • RAIPUR •**



# INDEX

<b>Sr.No</b>	<b>Contents</b>	<b>Page Number</b>
<b>1</b>	<b>Institute Vision &amp; Mission</b>	<b>3</b>
<b>2</b>	<b>Departmental Vision &amp; Mission</b>	<b>4</b>
<b>3</b>	<b>PO, PEO, PSO</b>	<b>5-6</b>
<b>4</b>	<b>Experts Who Designed Scheme &amp; Syllabus</b>	<b>7-8</b>
<b>5</b>	<b>Course Code Details</b>	<b>9-10</b>
<b>6</b>	<b>Approved Course Structure by BOS</b>	<b>11-14</b>
<b>7</b>	<b>Approved Syllabus in Detail for Sem-I</b>	<b>15-27</b>
<b>8</b>	<b>Syllabus for approval of Sem-II</b>	<b>28-45</b>
<b>7</b>	<b>Syllabus for approval of Sem-III/IV</b>	<b>46-52</b>

**VISION AND MISSION OF G.H.RAISONI COLLEGE OF  
ENGINEERING AND MANAGEMENT**

**VISION:-**

*To achieve excellent standards of quality education by*

*Keeping pace with rapidly changing technologies.*

*To create technical manpower of global standards with*

*Capabilities of accepting new challenges.*

**MISSION:-**

*Our efforts will be dedicated to impart quality and*

*Value based education to raise satisfaction level of all stake-  
holders. Our strength will be directed to create competent  
engineers.*

*Our endeavor will be to provide all support to promote*

*Research & development activities.*

# **VISION AND MISSION of Department of Electronics & Telecommunication Engineering**

## **Vision:**

To achieve excellent standards of quality education by keeping pace with rapidly changing technologies. To create technical manpower of global standards with capabilities of accepting new challenges.

## **Mission:**

Prominent efforts will be directed towards

1. Achieving core competence in Electronics and communication system designing
2. Working with state of the art technology
3. Promoting research and development activities

## **Programme Educational Objectives (PEOs)**

The educational objectives of the Electronics and Telecommunication engineering program are to produce skilled engineers who are ready to contribute effectively to the advancement of Electronics and Telecommunication engineering causes and to accommodate the needs of profession. The graduate shall :

1. Pursue higher studies and take up research and development in electronics and telecommunication engineering.
2. be able to design and create electronics systems to provide solutions to engineering problems.
3. be able to work in team to handle projects of complex nature

## **POS:**

1. An ability to apply knowledge of Mathematics, Science, Engineering & Technology to solve Engineering problems.
2. An ability to analyze design and implement hardware and software of computer systems, control systems, communication systems, embedded systems and instrumentation systems.
3. An ability to design and conduct standard tests.
4. An ability to conduct investigation of complex problems including measurements and analyze and interpret experimental reports and results.
5. An ability to use modern tools.
6. An ability to apply reasoning informed by social, health, safety, legal and cultural issues.
7. An ability to understand environmental contexts and demonstrate knowledge of sustainable development.
8. An ability to apply ethical principles and commit to professional ethics and responsibilities and norms of the engineering practices.
9. To function effectively as an individual and leader in diverse teams, and in multidisciplinary settings.
10. To communicate effectively on complex engineering activities with the engineering community and with the society at large.
11. To demonstrate knowledge and understanding of the engineering and management principles to own work and in multidisciplinary environments.
12. An ability to engage in independent and lifelong learning in context of technological change.

## **PSOs**

1. Design of complex VLSI/ES based electronic systems
2. Development of software program for complex system
3. Writing of technical Journal Paper, research publication
4. Acquire effective verbal communication & interpersonal skills

**EXPERTS WHO DESIGNED SCHEME & SYLLABUS**

<b>S N</b>	<b>Name</b>	<b>Designation</b>	<b>Designation in BOS</b>	<b>E-mail ID</b>	<b>Mobile No</b>
1	<b>Dr. Tanuja S. Dhope</b>	<b>Associate Professor &amp; Head (E&amp;TC)</b>	<b>Chairman</b>	<b>tanuja.dhope@raisoni.net</b>	<b>8390981913</b>
2	<b>Dr. Preeti Bajaj</b>	<b>Director, GHRCE, Nagpur</b>	<b>Special Invitee</b>	<b>principal.ghrce@raisoni.net</b>	<b>9822220369</b>
3	<b>Dr. Jaywant Sankpal</b>	<b>Director</b>	<b>Permanent Invitee</b>	<b>director_ghrcemp@raisoni.net</b>	<b>9604787185</b>
4	<b>Dr. R. S. Bichkar</b>	<b>Professor (E &amp;TC) and Dean (R&amp;D)</b>	<b>(Specialized faculty in Genetic Algorithm, Image Processing)</b>	<b>rajankumar.bichkar@raisoni.net</b>	<b>9657724108</b>
5	<b>Mr P.N. Matte</b>	<b>Assistant Professor E&amp;TC &amp; Vice Principal (Academics )</b>	<b>Faculty Representative (Specialized Faculty in VLSI Design Embedded System Design)</b>	<b>pravin.matte@raisoni.net</b>	<b>9922944973</b>
6	<b>Dr. Ashish Gupta</b>	<b>Assistant Professor UG-E&amp;TC</b>	<b>Faculty Representative (Specialized Faculty in Antenna, RF and Microwave Engineering)</b>	<b>ashish.gupta@raisoni.net</b>	<b>9006508540</b>
7	<b>Dr.M.S.Sutaone</b>	<b>Professor (E&amp;TC) college of Engineering Pune</b>	<b>Subject Expert (Specialized Faculty in VLSI Design, Signal &amp; Image Processing)</b>	<b>Mssutaone.etrx@coep.ac.in, mssutaone@gmail.com</b>	<b>09923560608</b>
8	<b>Dr.V.M.Gadre</b>	<b>Professor IIT, Bombay</b>	<b>Subject Expert (Specialized Faculty in Digital Signal Processing)</b>	<b>vmgadre@ee.iitb.ac.in</b>	<b>09819007426</b>
9	<b>Dr.A.N.Rajgopalan</b>	<b>Professor IIT,</b>	<b>Subject Expert to be nominated by Vice Chancellor</b>	<b>raju@ee.iitm.ac.in</b>	<b>044-22574433</b>

10	<b>Mr. Sanjay Mishra</b>	<b>Vice President Cotmac Electronics Pvt. Ltd</b>	<b>Industry Expert-1</b>	<b>sanjay.mishra@cotmac.com</b>	<b>09890180604</b>
11	<b>Mr. Prasanna Rode</b>	<b>Principal, Architect, Capgemini</b>	<b>Industry Expert-2</b>	<b>prasanna.rode@capgemini.com</b>	<b>9833289394</b>
12	<b>Mr. Anuj Sharma</b>	<b>Engineer (R&amp;D), KPIT Cummins Info System Ltd., Pune</b>	<b>Alumni Member</b>	<b>asharma614@yahoo.com</b>	<b>8149002994</b>
13	<b>Mr. S K Waghmare</b>	<b>Assistant Professor &amp; Head, Incubation Center and Innovation Cell</b>	<b>Co-opted Member (Specialization Faculty in VLSI &amp; RFM EMS)</b>	<b>surendra.waghmare@raisoni.net</b>	<b>9881240358</b>
14	<b>Ms. Rupali Patil</b>	<b>Assistant Professor UG-E&amp;TC</b>	<b>Co-opted Member (Specialized Faculty in Communication engineering)</b>	<b>rupalib.patil@raisoni.net</b>	<b>9922411320</b>
15	<b>Dr. Milind Khanapurkar</b>	<b>Professor &amp; Head E&amp;TC GHRCE Nagpur</b>	<b>Co-opted Member</b>	<b>milind.khanapurkar@raisoni.net</b>	<b>9922411221</b>
16	<b>Mr. Rajshekhar Sanda</b>	<b>UG-Student</b>	<b>Student member-UG</b>	<b>rajshekharsanda@gmail.com</b>	<b>8237293112</b>
17	<b>Ms. Supriya Gaikwad</b>	<b>PG-Student</b>	<b>Student member-PG</b>	<b>supriya.gaikwad2407@gmail.com</b>	<b>8657908451</b>



# Electronics and Telecommunication Engineering

## M Tech. VLSI & Embedded System

### Course Code Details

S. N.	Code	Course Name	Se m	Scheme	Sub	Electi ve	Offer
1	MVEL501	Digital CMOS Design	I	VLSI & Embedded System 2016-17 (AUTONOMOUS)	Theory	NO	YES
2	MVEL502	Embedded System Design	I	VLSI & Embedded System 2016-17 (AUTONOMOUS)	Theory	NO	YES
3	MVEL503	Reconfigurable Computing	I	VLSI & Embedded System 2016-17 (AUTONOMOUS)	Theory	NO	YES
4	MVEL504	Research Methodology	I	VLSI & Embedded System 2016-17 (AUTONOMOUS)	Theory	NO	YES
5	MVEL505	Elective I	I	VLSI & Embedded System 2016-17 (AUTONOMOUS)	Theory	YES	YES
6	MVEP506	Lab I	I	VLSI & Embedded System 2016-17 (AUTONOMOUS)	Practical	NO	YES
7	MVESD501	Advanced Skill Development	I	VLSI & Embedded System 2016-17 (AUTONOMOUS)	Practical	NO	YES
8	MVEL507	Analog CMOS Design	II	VLSI & Embedded System 2016-17 (AUTONOMOUS)	Theory	NO	YES
9	MVEL508	System on Chip	II	VLSI & Embedded System 2016-17 (AUTONOMOUS)	Theory	NO	YES
10	MVEL509	Processor Design	II	VLSI & Embedded System 2016-17 (AUTONOMOUS)	Theory	NO	YES
11	MVEL510	Elective II	II	VLSI & Embedded System 2016-17 (AUTONOMOUS)	Theory	YES	YES
12	MVEL511	Elective III	II	VLSI & Embedded System 2016-17 (AUTONOMOUS)	Theory	YES	YES
13	MVEP512	Lab Practice II	II	VLSI & Embedded System	Practical	NO	YES

				2016-17 (AUTONOMOUS)			
14	MVEP513	Seminar I	II	VLSI & Embedded System 2016-17 (AUTONOMOUS)	Seminar	NO	YES
15	MVESD601	Technical Writing (LATEX)	III	VLSI & Embedded System 2016-17 (AUTONOMOUS)	Practical	NO	YES
16	MVEP602	Seminar-II	III	VLSI & Embedded System 2016-17 (AUTONOMOUS)	Seminar	NO	YES
17	MVEP603	Dissertation Phase I	III	VLSI & Embedded System 2016-17 (AUTONOMOUS)	Dissertat ion	NO	YES
18	MVEP604	Seminar - III	IV	VLSI & Embedded System 2016-17 (AUTONOMOUS)	Seminar	NO	YES
19	MVEP605	Dissertation Phase II	IV	VLSI & Embedded System 2016-17 (AUTONOMOUS)	Dissertat ion	NO	YES

**Approved Course for  
M.Tech Autonomous  
[VLSI and Embedded Systems]  
By  
BOS [E&TC]**

# M Tech. VLSI & Embedded System

## Course Structure

Scheme of Examination for M.Tech E&TC (VLSI & Embedded System) Course												
Branch- E&TC												
Semester- I												
Subject code	Subject Name	Teaching scheme (Weekly Load in Hrs)				Credits	Evaluation Scheme					ESE Duration (Hrs)
		Lecture	Tutorial	Practical	Total		Theory			Practical	Total	
							TAE 20%	CA E 20%	ESE 60%	(Cont. Ass.)		
MVEL501	Digital CMOS Design	3	1	–	4	4	20	20	60	–	100	3
MVEL502	Embedded System Design	3	1	–	4	4	20	20	60	–	100	3
MVEL503	Reconfigurable Computing	3	1	–	4	4	20	20	60	–	100	3
MVEL504	Research Methodology	3	1	–	4	3	20	20	60	–	100	3
MVEL505	Elective I	3	1	–	4	3	20	20	60	–	100	3
MVEP506	Lab I	–	–	4	4	2	–	–	–	100	100	–
MVESD501	Advanced Skill Development			2	2	AU				-		
	<b>Total</b>	15	5	6	26	20	100	100	300		600	
<b>Elective-I MVEL505</b>												
MVEL505A. Real Time Operating System												
MVEL505B. Mixed Signal Circuit Design												
MVEL505C. CMOS RF Circuit Design												
MVEL505D. Wireless sensor Network												

**Scheme of Examination for M.Tech E&TC (VLSI & Embedded System) Course**

**Branch- E&TC**

**Semester- II**

Subject code	Subject Name	Teaching scheme (Weekly Load in hrs)				Credits	Evaluation Scheme						ESE Duration (Hrs)	
		Lecture	Tutorial	Practical	Total		Theory			Practical				Total
							TAE 20%	CA E 20%	ESE 60%	Cont. Asses.	External			
MVEL507	Analog CMOS Design	3	1	-	4	4	20	20	60	-		100	3	
MVEL508	System on Chip	3	1	-	4	4	20	20	60	-		100	3	
MVEL509	Processor Design	3		-	3	3	20	20	60	-		100	3	
MVEL510	Elective II	3	-	-	3	3	20	20	60	-		100	3	
MVEL511	Elective III	3			3	3	20	20	60	-		100		
MVEP512	Lab Practice II	-	-	4	4	2	-	-	-	50	50	100	-	
MVEP513	Seminar I			2	2	2				50	50	100		
<b>Total</b>		15	2	6	23	21	100	100	300	100	100	700	-	

<b>Elective-III (MVEL511)</b>	<b>Elective - II MVEL510</b>
MVEL511A. ASIC Design	MVEL510A. Micro-Electro-Mechanical Microwave systems(MEMS)
MVEL511B. Network on Chip	
MVEL511C. DSP Processor & Architectures	MVEL510B. VLSI Interconnection
MVEL511D. Software Defined Radio	MVEL510C. Embedded Product Design
MVEL511E. Energy Studies	MVEL510D. Optimization Technique
MVEL511F. Environmental Studies	MVEL510E. Design and Analysis of Algorithm
MVEL511G. Open Elective	MVEL510F. Industry Offered Elective

**Scheme of Examination for M. Tech. E & TC Engineering**

**VLSI Embedded System Course**

**Semester- III**

Subject code	Subject Name	Teaching scheme (Weekly Load in hrs.)				Credits	Evaluation Scheme					ESE Duration (Hrs.)	
		Lecture	Tutorial	Practical	Total		Theory			PR			Total
							TAE 20 %	CAE 20 %	ESE 60%	Internal	External		
MVESD601	Technical Writing (LATEX)	-	-	2	2	2	-	-	-	50	50	100	-
MVEP602	Seminar-II	-	-	4	4	4	-	-	-	50	50	100	-
MVEP603	Dissertation Phase I	-	-	8	8	8	-	-	-	150	50	200	-
	<b>Total</b>	-	-	14	14	14	-	-	-	250	150	400	-

**Scheme of Examination for M. Tech. E & TC Engineering**

**VLSI Embedded System Course**

**Semester-IV**

Subject code	Subject Name	Teaching scheme (Weekly Load in hrs.)				Credits	Evaluation Scheme					ESE Duration (Hrs.)	
		Lecture	Tutorial	Practical	Total		Theory			P R			Total
							TA E 20 %	CA E 20 %	ESE 60%	Internal	External		
MVEP604	Seminar - III	-	-	4	4	4	-	-	-	50	50	100	-
MVEP605	Dissertation Phase II	-	-	16	16	16	-	-	-	150	50	200	-
	<b>Total</b>	-	-	20	20	20	-	-	-	200	100	300	-

# Approved Syllabus for Sem-I in Detail

Scheme of Examination for M.Tech E&TC (VLSI & Embedded System) Course												
Branch- E&TC												
Semester- I												
Subject code	Subject Name	Teaching scheme (Weekly Load in Hrs)				Credits	Evaluation Scheme					ESE Duration (Hrs)
		Lecture	Tutorial	Practical	Total		Theory			Practical	Total	
							TAE 20%	CA E 20%	ESE 60%	(Cont. Ass.)		
MVEL501	Digital CMOS Design	3	1	–	4	4	20	20	60	–	100	3
MVEL502	Embedded System Design	3	1	–	4	4	20	20	60	–	100	3
MVEL503	Reconfigurable Computing	3	1	–	4	4	20	20	60	–	100	3
MVEL504	Research Methodology	3	1	–	4	3	20	20	60	–	100	3
MVEL505	Elective I	3	1	–	4	3	20	20	60	–	100	3
MVEP506	Lab I	–	–	4	4	2	–	–	–	100	100	–
MVESD501	Advanced Skill Development			2	2	AU				-		
	<b>Total</b>	15	5	6	26	20	100	100	300		600	
<b>Elective-I MVEL505</b>												
MVEL505A. Real Time Operating System												
MVEL505B. Mixed Signal Circuit Design												
MVEL505C. CMOS RF Circuit Design												
MVEL505D. Wireless sensor Network												



<b>MVEL501: DIGITAL CMOS DESIGN</b>		
<b>Teaching Scheme:</b>	<b>Examination Scheme (Theory)</b>	<b>Examination Scheme(Laboratory)</b>
<b>Lectures:</b> 3 Hrs/Week <b>Tutorials:</b> 1 Hr/Week <b>Practical:</b> Nil	<b>TAE:</b> 20 Marks <b>CAE :</b> 20 Marks <b>ESE :</b> 60 Marks	<b>Practical:</b> Nil
<b>Credit</b>	<b>4</b>	
<b>Prerequisite(If any): Nil</b>		
<b>Course Objectives:</b>		
1. To understand the fundamentals of CMOS Technology in Digital Domain.		
2.To gain the the skills of designing digital VLSI.		
3. To be able to demonstrate the ability for using backend tools in IC technology.		
<b>Course Outcome:</b>		
1. The student will understand the fundamentals of CMOS Technology in Digital Domain.		
2. The student will show the skills of designing digital VLSI.		
3. The student will demonstrate the ability for using backend tools in IC technology.		
<b>Course Contents</b>		<b>Hrs</b>
<b>Unit – I :Module I</b>		8
<b>MOSFET Models and Layout:</b> MOS Capacitance models, MOS Gate Capacitance Model, MOS Diffusion Capacitance Model. Non ideal I-V Effects, MOSFET equivalent circuits and analysis, Parasitic; Technology scaling; Lambda parameter; wiring parasitic; SPICE Models, CMOS layout techniques; Transient response. CMOS Technologies: Layout Design Rules CMOS Process Enhancements: Transistors, Interconnect, Circuit Elements, Beyond Conventional CMOS. CMOS Fabrication and Layout: Inverter Cross-section, Fabrication Process, Stick Diagrams.		
<b>Unit – II : Module II</b>		8
<b>Performance parameters</b> Static, dynamic and short circuit power dissipations; Propagation delay; Power delay product; Fan in, fan out and dependencies. Delay Estimation: RC Delay Models, Linear Delay Model, Logical Effort, Parasitic Delay. Logical Effort and Transistor Sizing: Delay in a Logic Gate, Delay in Multistage Logic Networks, Interconnect: Resistance, Capacitance, Delay, Crosstalk. Design Margin:		
<b>Unit – III : Module III</b>		8
<b>Logic design</b> Static CMOS Logic : Inverter, NAND Gate, Combinational Logic, NOR Gate,		

Compound Gates, Pass Transistors and Transmission Gates, Tractates, Multiplexers, Latches and Flip-Flops, Design calculations for combinational logic and active area on chip; Hazards, sources and mitigation techniques, case study; HDL codes for FSM, Met stability and solutions; Transmission gate, utility and limitations	
<b>Unit – IV : Module IV</b>	
<b>Advanced trends</b> Circuit Families: Static CMOS, Rationed Circuits, Cascade Voltage Switch Logic, Dynamic Circuits, Domino logic; NORA logic, Differential Circuits, Sense Amplifier Circuits, BiCMOS Circuits, Low Power Logic Design, Comparison of Circuit Families, Materials for performance improvement, Techniques for Low power, high speed designs	8

<b>Text Books: (Book Title, Name of the author, name of the Publisher, edition, year of publication)</b>
1. Neil Weste and Kamaran, “Principles of CMOS VLSI Design”, Education Asia.
2. J. M. Rabaey, A. Chandrakasan and B. Nikolic, Digital Integrated Circuits : A Design Perspective, Pearson (Low Price Edition)
<b>Reference Books:</b>
1. Neil Weste and Kamaran, “Principles of CMOS VLSI Design”, Education Asia.
2. J. M. Rabaey, A. Chandrakasan and B. Nikolic, Digital Integrated Circuits : A Design Perspective, Pearson (Low Price Edition)
3. Charles Roth, “Digital System Design using VHDL”, Tata McGraw Hill.
4. S-M. Kang and Y. Leblebici, CMOS Digital Integrated Circuits : Analysis and Design, Third Edition, McGraw-Hill

<b>MVEL502: EMBEDDED SYSTEM DESIGN</b>		
<b>Teaching Scheme:</b>	<b>Examination Scheme (Theory)</b>	<b>Examination Scheme (Laboratory)</b>
<b>Lectures:</b> 3 Hrs/Week <b>Tutorials:</b> 1Hr/Week <b>Practical:</b> Nil	<b>TAE:</b> 20 Marks <b>CAE :</b> 20 Marks <b>ESE:</b> 60 Marks	<b>Practical:</b> Nil
<b>Credit</b>	<b>4</b>	
<b>Course Objective:</b>		
1. Understanding use of microcontroller in embedded systems.		
2. Understanding & practicing design issue related to Microcontroller based Embedded System design.		
3. Understanding & practicing of programming by use of advanced tools.		
<b>Course Outcome:</b>		
1. The student will study ARM Processor based Embedded System design		
2. The student will be able to do programming in Embedded programming in C, C++		

3. The student will understand Linux operating system and device driver	
4. The student will demonstrate the knowledge of android operating system	
<b>Course Contents</b>	<b>Hrs</b>
<b>Unit – I : Module I</b>	
<b>Introduction to Embedded Systems</b> Introduction to Embedded Systems, Architecture of Embedded System, Design Methodology, Design Metrics, General Purpose Processor, System On chip. <b>Embedded system design and development:</b> Embedded system design, Life-Cycle Models, Problem solving, The design process, Requirement identification, Formulation of requirements specification. Development tools . <b>System design specifications:</b> System specifications versus system requirements, Partitioning and decomposing a system, Functional design, Architectural design, Functional model versus architectural model, Prototyping, Other considerations, Archiving the project.	8
<b>Unit – II : Module II</b>	
<b>ARM-9 Architecture:</b> ARM-9-TDMI Processor core, ARM architectural support for high level language, ARM architectural support for system development, ARM architectural support for operating System, Memory subsystem architecture, Designing a cache system, Memory allocation, Communication protocols.	8
<b>Unit – III : Module III</b>	
<b>Embedded Linux:</b> System architecture, BIOS versus boot-loader, Booting the kernel, Kernel initialization, Space initialization, Boot loaders, Storage considerations <b>Linux kernel construction:</b> Kernel build system, Obtaining a custom Linux kernel, File systems, Device drivers, Kernel configuration.	8
<b>Unit – IV : Module IV</b>	
<b>Android Operating System</b> Introduction to Android technology, Structure of Android applications, Understanding Manifest, Working with Activities, Data stores, Network services and APIs, Intents, Content Providers and services, Advance Operations with Android, Telephony and SMS, Audio Video using the Camera, Project Discussion on Android.	8

<b>Text Books: (Book Title, Name of the author, name of the Publisher, edition, year of publication)</b>
1. Steve Ferber, “ARM System-on-Chip Architecture”, Second Edition, Pearson Education Publication
2. James K. Peckol, “Embedded Systems: A Contemporary Design Tool”, WILEY Student Edition Publication
<b>Reference Books:</b>
1. Steve Furber, “ARM System-on-Chip Architecture”, Second Edition, Pearson Education Publication
2. James K. Peckol, “Embedded Systems: A Contemporary Design Tool”, WILEY Student Edition Publication
3. TmmyNoergaard, “Embedded Systems Architecture”, Elsevier Publication
4. CristopherHallinan, “Embedded Linux Primer: A Practical Real-World Approach”, Second Edition, Pearson Education Publication
5. CaigHollabaugh, “Embedded Linux, Hardware, Software and Interfacing”, Pearson Education Publication

<b>MVEL503: RECONFIGURABLE COMPUTING</b>		
<b>Teaching Scheme:</b>	<b>Examination Scheme (Theory)</b>	<b>Examination Scheme (Laboratory)</b>
<b>Lectures:</b> 3 Hrs/Week <b>Tutorials:</b> 1Hr/Week <b>Practical:</b> Nil	<b>TAE:</b> 20 Marks <b>CAE :</b> 20 Marks <b>ESE:</b> 60 Marks	<b>Practical:</b> Nil
<b>Credit</b>	<b>4</b>	
<b>Course Objective:</b>		
1. To understand the concepts of architecture reconfigurability, programmable logic devices and optimization of the Reconfigurable computer architecture to the task algorithm and data structure.		
2. To understand the basics of the Complex Programmable Logic Devices (CPLD) and Field Programmable Gate Array (FPGA) organization and Reconfigurable computer architectures based on these devices.		
3. To understand and identify Reconfigurable Computing Systems (RCS) application in DSP, Video/Image Processing and Supercomputing applications		
<b>Course Outcome:</b>		
1. The student will understand concept of static and dynamic reconfiguration.		
2. The student will use the basics of the PLDs for designing reconfigurable circuits.		
3. The student will understand the reconfigurable system design using HDL		
<b>Course Contents</b>		<b>Hrs</b>
<b>Unit – I : Module I</b>		
<b>Types of computing and introduction to RC:</b> General Purpose Computing, Domain-Specific Processors, Application Specific Processors; Reconfigurable Computing, Fields of Application; Reconfigurable Device Characteristics, Configurable, Programmable, and Fixed-Function Devices; General-Purpose Computing, General-Purpose Computing Issues;		8
<b>Unit – II : Module II</b>		
Metrics: Density, Diversity, and Capacity; Interconnects, Requirements, Delays in VLSI Structures; Partitioning and Placement, Routing; Computing Elements, LUTs, LUT Mapping, ALU and CLBs; Retiming, Fine-grained & Coarse-grained structures; Multi-context;		8
<b>Unit – III : Module III</b>		
Different architectures for fast computing viz. PDSPs, RALU, VLIW, Vector Processors, Memories, CPLDs, FPGAs, Multi-context FPGA, Partial Reconfigurable Devices; Structure and Composition of Reconfigurable Computing Devices: Interconnect, Instructions, Contexts, Context switching, RP space model;		8
<b>Unit – IV : Module IV</b>		
Reconfigurable devices for Rapid prototyping, Non-frequently reconfigurable systems, Frequently reconfigurable systems; Compile-time reconfiguration, Run-time reconfiguration; Architectures for Reconfigurable computing: TSFPGA, DPGA, Matrix; Applications of reconfigurable computing: Various hardware implementations of Pattern Matching such as the Sliding Windows Approach, Automaton-Based Text Searching. Video Streaming;		8

<b>Text Books: (Book Title, Name of the author, name of the Publisher, edition, year of publication)</b>
1. Andre Dehon, "Reconfigurable Architectures for General Purpose Computing".
2. IEEE Journal papers on Reconfigurable Architectures.
<b>Reference Books:</b>
1. Andre Dehon, "Reconfigurable Architectures for General Purpose Computing".
2. IEEE Journal papers on Reconfigurable Architectures.
3. "High Performance Computing Architectures" (HPCA) Society papers.
4. Christophe Bobda, "Introduction to Reconfigurable Computing", Springer Publication.
5. MayaGokhale, Paul Graham, "Reconfigurable Computing", Springer Publication.

<b>MVEL504 : RESEARCH METHODOLOGY</b>		
<b>Teaching Scheme:</b>	<b>Examination Scheme (Theory)</b>	<b>Examination Scheme(Laboratory)</b>
<b>Lectures:</b> 3 Hrs/Week <b>Tutorials:</b> 1Hr/Week <b>Practical:</b> Nil	<b>TAE:</b> 20 Marks <b>CAE :</b> 20 Marks <b>ESE:</b> 60 Marks	<b>Practical:</b> Nil
<b>Credit</b>	<b>3</b>	
<b>Prerequisite (If any): Nil</b>		
<b>Course Objective:</b>		
<ol style="list-style-type: none"> <li>To gain insights into how scientific research is conducted.</li> <li>To help in critical review of literature and assessing the research trends, quality and extension potential of research and equip students to undertake research.</li> <li>To learn and understand the basic statistics involved in data presentation.</li> <li>To identify the influencing factor or determinants of research parameters.</li> <li>To test the significance, validity and reliability of the research results.</li> <li>6. To help in documentation of research results.</li> </ol>		
<b>Course Outcome:</b>		
1. The student will learn research problem & its scope, objectives, and errors.		
2. The student will learn the basic instrumentation schemes & data collection methods.		
3. The student will study the various statistical techniques.		
4. The students will study modeling and predict the performance of experimental system.		
5. The student will learn to develop the research proposals.		
<b>Course Contents</b>		<b>Hrs</b>
<b>Unit – I :Module I</b>		8
<b>Research Problem:</b> Meaning of research problem, Sources of research problem, Criteria/Characteristics of a good research problem, Errors in selecting a research problem, Scope and objectives of research problem.		
<b>Basic instrumentation:</b> Instrumentation schemes, Static and dynamic characteristics of instruments used in		

experimental set up, Performance under flow or motion conditions, Data collection using a digital computer system, Linear scaling for receiver and fidelity of instrument, Role of DSP is collected data contains noise.	
<b>Unit – II : Module II</b>	
<b>Applied statistics</b> Regression analysis, Parameter estimation, Multivariate statistics, Principal component analysis Moments and response curve methods, State vector machines and uncertainty analysis.	8
<b>Unit – III : Module III</b>	
<b>Modeling and prediction of performance</b> Setting up a computing model to predict performance of experimental system, Multiscale modeling and verifying performance of process system, Nonlinear analysis of system and asymptotic analysis, Verifying if assumptions hold true for a given apparatus setup, Plotting family of performance curves to study trends and tendencies, Sensitivity theory and applications	8
<b>Unit – IV : Module IV</b>	
<b>Developing a Research Proposal</b> Format of research proposal, Individual research proposal, Institutional proposal. Proposal of a student– a presentation and assessment by a review committee consisting of Guide and external expert only. Other faculty members may attend and give suggestions relevant to topic of research.	8

<b>Text Books: (Book Title, Name of the author, name of the Publisher, edition, year of publication)</b>
1. Research methodology: an introduction for science & engineering students”, by Stuart Melville and Wayne Goddard
2. Research Methodology: An Introduction” by Wayne Goddard and Stuart Melville
<b>Reference Books:</b>
1. Research Methodology: A Step by Step Guide for Beginners”, by Ranjit Kumar, 2nd Edition
2. „Research Methodology: Methods and Trends”, by Dr. C. R. Kothari
3. Operational Research” by Dr. S.D. Sharma, KedarNath Ram Nath& co.

### Elective-I

<b>MVEL505A: REAL-TIME OPERATING SYSTEMS</b>		
<b>Teaching Scheme:</b>	<b>Examination Scheme (Theory)</b>	<b>Examination Scheme (Laboratory)</b>
<b>Lectures:</b> 3 Hrs/Week <b>Tutorials:</b> 1Hr/Week <b>Practical:</b> Nil	<b>TAE:</b> 20 Marks <b>CAE :</b> 20 Marks <b>ESE:</b> 60 Marks	<b>Practical:</b> Nil
<b>Credit :</b>	<b>3</b>	
<b>Course Objective:</b>		
1. Ability to apply knowledge of RTOS based design.		
2. To solve problems and introduce device and buses for embedded networking.		
3. Explain Real time operating system for inter & intra task communication models		
<b>Course Outcome:</b>		

1. Describe the general architecture of computers.	
2. Describe, contrast and compare differing structures for operating systems	
3. Understand and analyses theory and implementation of: processes, resource control (concurrency etc.), physical and virtual memory, scheduling, I/O and files	
<b>Course Contents</b>	<b>Hrs</b>
<b>Unit – I :</b> Basic Principles - Operating System structures – System Calls – Files – Processes – Design and Implementation of processes – Communication between processes –Introduction to Distributed operating system – Distributed scheduling	8
<b>Unit – II :</b> RTOS Task and Task state - Process Synchronization- Message queues – Mail boxes – pipes Critical section – Semaphores – Classical synchronization problem – Deadlocks	8
<b>Unit – III :</b> Event Based – Process Based and Graph based Models – Real Time Languages – RTOS Tasks – RT scheduling - Interrupt processing – Synchronization – Control Blocks –Memory Requirements.	8
<b>Unit – IV :</b> Principles – Design issues – Polled Loop Systems – RTOS Porting to a Target –Comparison and study of various RTOS like QNX – VX works – PSOS – C Executive –Case studies.	8
<b>Unit – V :</b> RTOS for Image Processing – Embedded RTOS for voice over IP – RTOS for fault Tolerant Applications – RTOS for Control Systems.	8

<b>Text Books: (Book Title, Name of the author, name of the Publisher, edition, year of publication)</b>
1. Real-Time Systems Jane W.S. Liu Prentice Hall. 2002 1st
2. Operating Systems Principle Peter Galvin and Abraham SilberschatzPenramInternational& Thomson Asia 2004 2nd
<b>Reference Books:</b>
1. Embedded Systems Architecture programming and Design Raj kamalMcGraw-Hill Publishing Company 2002 1 <sup>st</sup>
2. Real – Time Systems and software Alan C. Shaw John Wiley & Sons Inc 2001 1st

<b>MVEL505B : MIXED SIGNAL CIRCUIT DESIGN</b>		
<b>Teaching Scheme:</b>	<b>Examination Scheme (Theory)</b>	<b>Examination Scheme (Laboratory)</b>
<b>Lectures:</b> 3 Hrs/Week <b>Tutorials:</b> 1Hr/Week <b>Practical:</b> Nil	<b>TAE:</b> 20 Marks <b>CAE :</b> 20 Marks <b>ESE:</b> 60 Marks	<b>Practical:</b> Nil
<b>Credit :</b>	<b>3</b>	
<b>Prerequisite (If any):</b>		
1. Analog VLSI		
<b>Course Objective:</b>		
1. This Mixed Signal processing course provides comprehensive techniques on the essential concepts of Mixed Signal Testing. This information is designed to elevate the baseline understanding and capabilities of product/test engineers.		
2. This subject introduces digital test and linear test engineers to the mixed signal world by teaching the basics of analog and mixed signal test methods. Sampling Theory, Frequency Domain Testing, and Digital Signal Processing.		
3. The course applies these fundamental concepts to different test methods and data validation for mixed signal parameters together with debugging, noise reduction and device interface techniques.		
<b>Course Outcome:</b>		
1. Students will be able to Design and verification of digital circuit using high level circuit description language		
2. Students will be able to Integrate the analog and digital circuits blocks and verify the complete mixed-signal structure over process, voltage and temperature variations.		
3. Students will be able to use advanced tools available for design and verification digital circuit		
<b>Course Contents</b>		<b>Hrs</b>
<b>Unit – I :</b> CMOS comparators, switched capacitor circuits and filters.		8
<b>Unit – II :</b> Dynamics of PLL, phase detector, loop filters, charge pump PLLs.		8
<b>Unit – III :</b> Data converter fundamentals, specifications,		8
<b>Unit – IV :</b> Nyquist rate D/A and A/D converters-Over sampling converters, noise shaping modulators,		8
<b>Unit – V :</b> multibyte delta sigma converters		8

<b>Text Books: (Book Title, Name of the author, name of the Publisher, edition, year of publication)</b>
1. CMOS: Mixed-Signal Circuit Design R. Jacob Baker Wiley-Inter Sciences.1999 Second
2. CMOS Analog Circuit Design Allen and HolmbergDramatic Press 2001 1st
<b>Reference Books:</b>
1. Design of Analog CMOS Integrated Circuits Razavi.by BPB Publication 2003 2nd



<b>MVEL505C: CMOS RF CIRCUIT DESIGN</b>		
<b>Teaching Scheme:</b>	<b>Examination Scheme (Theory)</b>	<b>Examination Scheme (Laboratory)</b>
<b>Lectures:</b> 3 Hrs/Week <b>Tutorials:</b> 1Hr/Week <b>Practical:</b> Nil	<b>TAE:</b> 20 Marks <b>CAE :</b> 20 Marks <b>ESE:</b> 60 Marks	<b>Practical:</b> Nil
<b>Credit :</b>	<b>3</b>	
<b>Prerequisite (If any):</b>		
1. VLSI Subsystem Design		
<b>Course Objective:</b>		
1. Introduce the theory and concept of radio frequency integrated system.		
2. To analyze the performance parameters of radio frequency circuits and identify design trade-off of radiofrequency communication systems.		
3. Students will perform practical design and simulation exercises using the electronic design automation tools		
4. To enhance their understanding of the design problems encountered in comesrf integrated circuits.		
<b>Course Outcome:</b>		
1. Understanding of the design and analysis of radio frequency integrated circuits and systems (RFICs) for communications		
2. Understanding the enabling integrated circuit technology and devices		
<b>Course Contents</b>		<b>Hrs</b>
<b>Unit – I :</b> Characteristics of passive IC components at RF frequencies.		8
<b>Unit – II :</b> Two port noise theory, passive impedance transformation.		8
<b>Unit – III :</b> High frequency amplifier design, Low noise amplifiers.		8
<b>Unit – IV :</b> Mixers, RF power amplifiers.		8
<b>Unit– V :</b> Oscillators and synthesizers, phase noise considerations.		8

<b>Text Books: (Book Title, Name of the author, name of the Publisher, edition, year of publication)</b>
1. The Design of CMOS Radio-Frequency Integrated Circuits Thomas H. Lee Pearson 2002 2nd
2. Design of CMOS RF Integrated Circuits and Systems ManhAnh Do, ChirnChye Boon, KiatSengYeo TMH 2001 1st
<b>Reference Books:</b>
1. The Design of CMOS Radio- Frequency Integrated Circuits Thomas H. LeeCambridge University Press CMOS RFIC design Principles 1999 2nd

<b>MVEL505D : WIRELESS SENSOR NETWORK</b>		
<b>Teaching Scheme:</b>	<b>Examination Scheme (Theory)</b>	<b>Examination Scheme (Laboratory)</b>
<b>Lectures:</b> 3 Hrs/Week <b>Tutorials:</b> 1Hr/Week <b>Practical:</b> Nil	<b>TAE:</b> 20 Marks <b>CAE :</b> 20 Marks <b>ESE:</b> 60 Marks	<b>Practical:</b> Nil
<b>Credit</b>	<b>3</b>	
<b>Prerequisite (If any):</b>		
<b>Course Objective:</b>		
1. To understand the architecture of WSN network.		
2. To understand the physical layer related aspects of WSN network.		
3. To exhibit the knowledge of power management in wireless communication systems.		
4. To exhibit the knowledge of security aspects of WSN systems.		
<b>Course Outcome:</b>		
1. The student will understand the architecture of WSN network.		
2. The student will understand the physical layer related aspects of WSN network.		
3. The student will exhibit the knowledge of power management in wireless communication systems.		
4. The student will exhibit the knowledge of security aspects of WSN systems.		
<b>Course Contents</b>		<b>Hrs</b>
<b>Unit – I :Module I</b>		8
<b>Introduction :</b> Motivation for a Network of Wireless Sensor Nodes , Sensing and Sensors Wireless Networks, Challenges and Constraints <b>Applications :</b> Health care, Agriculture, Traffic and others		
<b>Unit – II : Module II</b>		8
<b>Architectures :</b> Node Architecture; the sensing subsystem, processor subsystem, communication interface, LMote, XYZ, Hogthrob node architectures <b>Power Management</b> - Through local power, processor, communication subsystems and other means, time Synchronization need, challenges and solutions overview for ranging techniques. <b>Security</b> Fundamentals, challenges and attacks of Network Security, protocol mechanisms for security.		
<b>Unit – III : Module III</b>		8
<b>Operating Systems</b> -Functional and non-functional Aspects, short overview of prototypes Tiny OS, SOS, Contiki, LiteOS, sensor grid.		
<b>Unit – IV : Module IV</b>		8
<b>Physical Layer</b> - Basic Components, Source Encoding, Channel Encoding, Modulation, Signal Propagation <b>Medium Access Control</b> – types, protocols, standards and characteristics, challenges <b>Network Layer</b> -Routing Metrics, different routing techniques		

<b>Text Books: (Book Title, Name of the author, name of the Publisher, edition, year of publication)</b>
1. Dargie, W. and Poellabauer, C., "Fundamentals of wireless sensor networks: theory and practice", John Wiley and Sons,

2010
2. Sohraby, K., Minoli, D., Znati, T. "Wireless sensor networks: technology, protocols, and applications, John Wiley and Sons", 2007
<b>Reference Books:</b>
1. Hart, J. K. and Martinez, K. (2006) Environmental Sensor Networks: A revolution in the earth system science? Earth-Science Reviews, 78.
2. Protocols and Architectures for Wireless Sensor Networks Holger Karl, Andreas Willig -08-Oct-2007

<b>MVEP506: LAB I</b>		
<b>Teaching Scheme:</b>	<b>Examination Scheme(Theory)</b>	<b>Examination Scheme (Laboratory)</b>
<b>Lectures:</b> Nil <b>Tutorials:</b> Nil <b>Practical:</b> 4Hrs/Week	<b>TAE:</b> Nil <b>CAE :</b> Nil <b>ESE:</b> Nil	<b>Practical: 100 Marks</b>
<b>Credit</b>		<b>2</b>
<b>Prerequisite (If any):</b>		
<b>Course Objective:</b>		
1. To understand software development for embedded systems. 2. To use IDEs for Embedded software development 3. To understand and implement hardware interfacing with microcontrollers.		
<b>Course Outcome: After successfully completing the course students will be able to</b>		
1. Use software development tools 2. Interface hardware with electronic circuit build with microcontrollers 3. Develop embedded system 4. Development of firmware program for complex system		
List of Assignments :The laboratory work will be based on completion of minimum four assignments/experiments confined to the courses of that semester. <ol style="list-style-type: none"> <li>1. Modelsim, Xilinx ISE , FPGA/CPLD Board</li> <li>2. To design, prepare layout and simulate CMOS Inverter for the given specifications of load capacitance, propagation delay, power dissipation, foundry etc.</li> <li>3. To design CMOS logic for <math>F = A + B (C + D) + EFG</math> and prepare layout. Assume suitable capacitive load &amp; foundry. Measure TF,Tf,Tpd</li> <li>4. Application of Software Development &amp; IDE               <ul style="list-style-type: none"> <li>- AVR studio</li> <li>- Code Compressor Studio</li> <li>- MPLAB</li> <li>- UVISION</li> <li>- MICROC</li> </ul> </li> <li>5. Develop character device driver for GPIO based on Linux Operating system</li> <li>6. Write a program for External Interrupt based on Linux Operating system</li> </ol>		

# Syllabus for Approval

## Sem-II

Scheme of Examination for M.Tech E&TC (VLSI & Embedded System) Course													
Branch- E&TC													
Semester- II													
Subject code	Subject Name	Teaching scheme (Weekly Load in hrs)				Credits	Evaluation Scheme						ESE Duration (Hrs)
		Lecture	Tutorial	Practical	Total		Theory			Practical		Total	
							TAE 20%	CAE 20%	ESE 60%	Con.Ass.	External		
MVEL507	Analog CMOS Design	3	1	–	4	4	20	20	60	–	–	100	3
MVEL508	System on Chip	3	1	–	4	4	20	20	60	–	–	100	3
MVEL509	Processor Design	3	–	–	3	3	20	20	60	–	–	100	3
MVEL510	Elective II	3	–	–	3	3	20	20	60	–	–	100	3
MVEL511	Elective III	3	–	–	3	3	20	20	60	–	–	100	–
MVEP512	Lab Practice II	–	–	4	4	2	–	–	–	50	50	100	–
MVEP513	Seminar I	–	–	2	2	2	–	–	–	50	50	100	–
<b>Total</b>		15	2	6	23	21	100	100	300	100	100	700	–

Elective-III (MVEL511)	Elective -II MVEL510
MVEL511A. ASIC Design	MVEL510A. Micro-Electro-Mechanical Microwave Systems(MEMS)
MVEL511B. Network on Chip	
MVEL511C. DSP Processor & Architectures	MVEL510B. VLSI Interconnection
MVEL511D. Software Defined Radio	MVEL510C. Embedded Product Design
MVEL511E. Energy Studies	MVEL510D. Optimization Technique
MVEL511F. Environmental Studies	MVEL510E. Design and Analysis of Algorithm
MVEL511G. Open Elective	MVEL510F. Industry Offered Elective

<b>MVEL507:ANALOG CMOS DESIGN</b>		
<b>Teaching Scheme:</b>	<b>Examination Scheme (Theory)</b>	<b>Examination Scheme(Laboratory)</b>
<b>Lectures:</b> 3 Hrs/Week <b>Tutorials:</b> 1Hr/Week <b>Practical:</b> Nil	<b>TAE:</b> 20 Marks <b>CAE :</b> 20 Marks <b>ESE:</b> 60 Marks	<b>Practical:</b> Nil
<b>Credit</b>	<b>4</b>	
<b>Prerequisite (If any):</b>		
<b>Course Objective:</b>		
1. Knowledge of various MOS based analog circuits.		
2. Understand design issues related to analog VLSI system.		
3. Understand the working of MOS based data converter circuits		
<b>Course Outcome:</b>		
1. The student will understand the fundamentals of CMOS Technology in Analog Domain.		
2. The student will show the skills of designing CMOS analog circuits.		
3. The student will demonstrate the ability for using backend tools in analog IC technology.		
<b>Course Contents</b>		<b>Hrs</b>
<b>Unit – I :Module I</b>		8
<b>Current sources and References</b> MOSFET as switch, diode and active resistor; MOS Small-signal Models, Common Source Amplifier, The CMOS Inverter as an Amplifier, Weak inversion; Short channel regime; Current sinks and sources; Current mirrors; Current and voltage references, band gap reference.		
<b>Unit – II : Module II</b>		8
<b>CMOS Opamp</b> Inverters, cascade and differential amplifiers; Output amplifier; Opamp, high speed opamp, micro power opamp, low noise opamp.		
<b>Unit – III : Module III</b>		8
<b>Low and High Bandwidth Design</b> Digital to Analog Converters, switched capacitors, Analog to Digital Converters, Bandwidth estimation open and short circuit techniques; Zeros as bandwidth enhancers; Tuned amplifiers.		
<b>Unit – IV : Module IV</b>		8
<b>Low Noise Amplifier</b> Low Noise Amplifier (LNA) design, noise and power trade off, optimizations; Design of mixer; Advanced trends in Radio Frequency (RF) chip design.		

<b>Text Books: (Book Title, Name of the author, name of the Publisher, edition, year of publication)</b>
1. Thomas Lee, “The Design of CMOS Radio – Frequency Integrated Circuits”, Second edition, Cambridge.
2. B. Razavi, Design of Analog CMOS Integrated Circuits, McGraw-Hill

<b>Reference Books:</b>
1. P. E. Allen and D. R. Holberg, <i>CMOS Analog Circuit Design</i> , Second Edition, Oxford University Press
2. P. Gray, P. J. Hurst, S. H. Lewis and R. Meyer, <i>Analysis and Design of Analog Integrated Circuits</i> , Fourth Edition, Wiley, 2001. (Low Price Edition)

<b>MVEL508: SYSTEM ON CHIP</b>		
<b>Teaching Scheme:</b>	<b>Examination Scheme(Theory)</b>	<b>Examination Scheme (Laboratory)</b>
<b>Lectures:</b> 3 Hrs/Week <b>Tutorials:</b> 1Hr/Week <b>Practical:</b> Nil	<b>TAE:</b> 20 Marks <b>CAE :</b> 20 Marks <b>ESE:</b> 60 Marks	<b>Practical:</b> Nil
<b>Credit</b>	<b>4</b>	
<b>Prerequisite (If any):</b>		
<b>Course Objective:</b>		
1. This course aims to Model and specify embedded systems at high levels of abstraction.		
2. Analyze hardware/software tradeoffs, algorithms, and architectures to optimize the system based on requirements and implementation constraints.		
3. Understand hardware, software, and interface synthesis		
<b>Course Outcome:</b>		
1. The student will learn to design flow graphs and flow modeling.		
2. The student will study SOC modeling and interfacing.		
3. The student will learn SOC memory system design, embedded software and energy, Management techniques for SOC design, SOC prototyping, verification, testing and physical design.		
4. The student will able to design , implement and test SOC.		
<b>Course Contents</b>		<b>Hrs</b>
<b>Unit – I :Module I</b>		8
<b>Basic Concepts:</b> The nature of hardware and software, data flow modeling and implementation,the need for concurrent models, analyzing synchronous data flow graphs, control flow modeling and the limitations of data flow models, software and hardware implementation of data flow, analysis of control flow and data flow, Finite State Machine with data-path, cycle based bit parallel hardware, hardware model , FSMD data-path , simulation and RTL synthesis, language mapping for FSMD.		
<b>Unit – II : Module II</b>		8
<b>Micro-programmed Architectures :</b> limitations of FSM , Micro-programmed : control, encoding , data-path, Micro-programmed machine implementation , handling Micro-program interrupt and pipelining , General purpose embedded cores , processors, The RISC pipeline, program organization, analyzing the quality of compiled code, System on Chip, concept, design principles , portable multimedia system, SOC modeling, hardware/software interfaces , synchronization schemes, memory mapped Interfaces, coprocessor interfaces, coprocessor control shell design, data and control design, Programmer’s model .		

<b>Unit – III : Module III</b>	8
<b>RTL intent:</b> Simulation race, simulation-synthesis mismatch, timing analysis, timing parameters for digital logic, factors affecting delay and slew, sequential arcs, clock domain crossing ,bus synchronization , preventing data loss through FIFO, Importance of low power, causes and factors affecting power, switching activity, simulation limitation, implication on synthesis and on backend.	
<b>Unit – IV : Module IV</b>	8
<b>Research topics in SOC design:</b> A SOC controller for digital still camera, multimedia I P development image and video CODECS, soc memory system design, embedded software, and energy management techniques for SOC design, SOC prototyping, verification, testing and physical design.	

<b>Text Books: (Book Title, Name of the author, name of the Publisher, edition, year of publication)</b>	
1. Patrick R. Schaumont, “A Practical Introduction to Hardware/Software Co design”, Springer	
2. Sanjay Churiwala, SapanGarg , “Principles of VLSI RTL Design A Practical Guide”, Springer	
<b>Reference Books:</b>	
1. Youn-Long Steve Lin, “Essential Issues in SOC Design, Designing Complex Systems-on-Chip”, Springer	
2. Wayne Wolf, “Modern VLSI Design Systems on Chip”, Pearson Education	
3. Rajanish K. Kamat, Santhosh A. Shinde, Vinod G. Shelake, “Unleash the System On Chip using FPGAs and Handel C”, Springer	

**MVEL509: PROCESSOR DESIGN**

<b>Teaching Scheme:</b>	<b>Examination Scheme (Theory)</b>	<b>Examination Scheme (Laboratory)</b>
<b>Lectures:</b> 3 Hrs/Week <b>Tutorials:</b> Nil <b>Practical:</b> Nil	<b>TAE:</b> 20 Marks <b>CAE :</b> 20 Marks <b>ESE:</b> 60 Marks	<b>Practical:</b> Nil
<b>Credit</b>	<b>3</b>	

<b>Course Outcome:</b>
1. The student will learn Problems, Fallacies and Pitfalls in Processor Design.
2. The student will study Extreme CISC and extreme RISC, Very Long Instruction Word
3. (VLIW), overly aggressive pipelining, unbalanced processor.
4. The student will show skills to implement Processor functional components like MAC.

<b>Course Contents</b>	<b>Hrs</b>
<b>Unit – I : Module I</b>	8
<b>Embedded Computer Architecture Fundamentals:</b> Components of an embedded computer, Architecture organization, ways of parallelism, I/O operations and peripherals.Problems, Fallacies, and Pitfalls in Processor Design for a high level computer instruction set architecture to support a specific language or language domain, use of intermediate ISAs to allow a simple machine to emulate it’s betters, stack machines ,overly aggressive pipelining	



,unbalanced processor design, Omitting pipeline interlocks, Nonpower-of-2 data-word widths for general-purpose computing	
<b>Unit – II : Module II</b>	
<b>Memory:</b> Organization, Memory segmentation, Multithreading, Symmetric multiprocessing. <b>Processor Design flow:</b> Capturing requirements, Instruction coding, Exploration of architecture organizations, hardware and software development. Extreme CISC and extreme RISC ,Very long instruction word (VLIW),	8
<b>Unit – III : Module III</b>	
<b>Digital signal processor:</b> Digital signal processor and its design issues, evolving architecture of DSP, next generation DSP. <b>Customizable processors:</b> Customizable processors and processor customization, A benefit analysis of processor customization, use of microprocessor cores in SOC design, benefits of microprocessor extensibility.	8
<b>Unit – IV : Module IV</b>	
<b>Run time Re-configurable Processors:</b> Run time Re-configurable Processors ,Embedded microprocessor trends, instruction set metamorphosis, reconfigurable computing, run-time reconfigurable instruction set processors ,coarse grain reconfigurable processor. <b>Processor Clock Generation and Distribution:</b> Clock parameters and trends, Clock distribution networks, de-skew circuits, jitter reduction techniques, low power clock distribution. <b>Asynchronous Processor Design:</b> Asynchronous and self timed processor design, need of asynchronous design, development of asynchronous processors, asynchronous design styles, features of asynchronous design.	8

<b>Text Books: (Book Title, Name of the author, name of the Publisher, edition, year of publication)</b>
1. JariNurmi, Processor Design-System on Chip Computing for ASIC's and FPGA, Springer Publications.
2. G. Frantz, The DSP and It's Impact on the Technology.
<b>Reference Books:</b>
1. S. Leibson, Tensilica, Customizable Processors and Processor Customization ,
2. F. Campi , Run-Time Reconfigurable Processors

<b>MVEL510A:Micro-Electro-Mechanical Microwave Systems(MEMS)</b>		
<b>Teaching Scheme:</b>	<b>Examination Scheme (Theory)</b>	<b>Examination Scheme (Laboratory)</b>
<b>Lectures:</b> 3 Hrs/Week <b>Tutorials:</b> Nil <b>Practical:</b> Nil	<b>TAE:</b> 20 Marks <b>CAE :</b> 20 Marks <b>ESE:</b> 60 Marks	<b>Practical:</b> Nil
<b>Credit :</b>	<b>3</b>	
<b>Prerequisite (If any):</b>		
<b>Course Objective:</b>		

1. To understand the concept of MEMS technology.	
2. To learn MEMS based Sensors and Actuators.	
3. To learn MEMS Switches and its electromagnetic modelling	
4. To learn various MEMS based Microwave circuits and systems	
<b>Course Outcome:</b>	
After successfully completing the course, students will be	
1. Familiarised to MEMS Technology and MEMS based sensors and actuators	
2. Familiarised with Electromagnetic Modelling of RF MEMS Switches	
3. Able to apply MEMS technology for various Microwave Circuits & Systems	
<b>Course Contents</b>	<b>Hrs</b>
<b>Unit – I:Introduction to MEMS</b> Intrinsic characteristics of MEMS, miniaturization, Sensors and actuators, sensor noise and design complexity, packaging and integration, stress and strain, intrinsic stress, torsion deflections, types of beams and deflection of beams.	8
<b>Unit – II: MEMS based sensors and actuators</b> Electrostatic sensors and Actuators, Thermal sensing and actuation, piezoresistive sensing and actuation, Magnetic actuation. Comparison of major sensing and actuation methods. Case studies of selected MEMS: Acceleration sensors, gyros etc.	8
<b>Unit – III:RF MEMS Switches</b> MEMS Capacitive Shunt Switch and Its Circuit Model, Electromagnetic modelling of MEMS Shunt Switches, MEMS Series Switches and Its electromagnetic Modelling, Comparison of MEMS switches with semiconductor Switches	8
<b>Unit – IV:MEMS based Microwave Circuits and Systems</b> Wireless Communication Systems, MEMS based RF and Microwave Circuits-Phase Shifters, Resonators, Filters, Oscillators, Mixers	8

<b>Text Books: (Book Title, Name of the author, name of the Publisher, edition, year of publication)</b>
1. Chang Liu: Foundations of MEMS, Pearson Education
2. G.M.Rebeiz: RF MEMS Theory, Design, and Technology, Wiley-India Edition
3. Hector J.De Los Santos: Introduction to Micro-Electro-Mechanical (MEM) Microwave Systems
<b>Reference Books:</b>
1. MinhangBao: Analysis and Design Principles of MEMS Devices, Elsevier
2.Vijay K.Varadan , K.J.Vinoy and K.A.Jose: RF MEMS and Their Applications, Wiley Edition

<b>MVEL510B : VLSI INTERCONNECTIONS</b>		
<b>Teaching Scheme:</b>	<b>Examination Scheme (Theory)</b>	<b>Examination Scheme (Laboratory)</b>
<b>Lectures:</b> 3 Hrs/Week <b>Tutorials:</b> Nil <b>Practical:</b> Nil	<b>TAE:</b> 20 Marks <b>CAE :</b> 20 Marks <b>ESE:</b> 60 Marks	<b>Practical:</b> Nil
<b>Credit</b>	<b>3</b>	
<b>Prerequisite (If any):</b>		
<b>Course Objective:</b>		
1. To understand the interconnect models.		

2.	To study delay aspects due to high speed operations.
3.	To study futuristic aspects of interconnection
<b>Course Outcome:</b>	
1.	The student will understand the interconnect models.
2.	The student will study delay aspects due to high speed operations.
3.	The student will study futuristic aspects of interconnection
<b>Course Contents</b>	
<b>Unit – I : Module I</b>	
Metal interconnects, Transmission line equations, Analysis of tree structure, Interconnect model based on scattering matrix.	
<b>Unit – II : Module II</b>	
Propagation modes, slow wave mode; Parasitic inductances, capacitances, resistances	
<b>Unit – III : Module III</b>	
Ground planes, Green’s function method; Interconnect delays	
<b>Unit – IV : Module IV</b>	
Micro strip line model, Analysis, RC models, RLC models; Electromagnetic analysis of multi conductor interconnects; Mesh interconnects, hierarchical interconnects. Switch box routing in PLDs, Optimizations; Future interconnects, Optical interconnects, super conducting interconnects, nano technology circuit interconnects.	
<b>Hrs</b>	
8	
8	
8	
8	

<b>Text Books: (Book Title, Name of the author, name of the Publisher, edition, year of publication)</b>
1. Ashok K. Goyal, “High Speed VLSI Interconnections”, Second Edition, IEEE Press, John Wiley Publications
2. Michel S. Nakhla, O. J. Zhang, “Modeling and Simulation of High Speed VLSI Interconnects”, Springer Publication

<b>MVEL510C : EMBEDDED PRODUCT DESIGN</b>		
<b>Teaching Scheme:</b>	<b>Examination Scheme (Theory)</b>	<b>Examination Scheme (Laboratory)</b>
<b>Lectures:</b> 3 Hrs/Week <b>Tutorials:</b> Nil <b>Practical:</b> Nil	<b>TAE:</b> 20 Marks <b>CAE :</b> 20 Marks <b>ESE:</b> 60 Marks	<b>Practical:</b> Nil
<b>Credit</b>	<b>3</b>	
<b>Prerequisite (If any):</b>		
<b>Course Objective:</b>		
1. To acquaint students with embedded product design process.		
2. Identify various models and techniques used for development of hardware and software of embedded system.		

3. Identification of Testing ,verification , Certification and documentation process of Embedded Product	
<b>Course Outcome:</b>	
1. The student will study Embedded System & Product specifications, challenges	
2. The student will be able to do cost estimation of Embedded product	
3. The student will understand the aspects of Mechanical Packaging, Testing, reliability and failure analysis, Certification (EMI / RFI) and Documentation	
4. The student will demonstrate the knowledge embedded product design related hardware and software design tools.	
<b>Course Contents</b>	<b>Hrs</b>
<b>Unit – I : Module I</b>	
<b>Overview of embedded products:</b> Need, Design challenges, product survey, specifications of product need of hardware and software, Partitioning of the design into its software and hardware components, Iteration and refinement of the partitioning.	8
<b>Unit – II : Module II</b>	
<b>Design models and techniques:</b> various models of development of hardware and software, their features, different Processor technology, IC technology, Design Technology.	8
<b>Unit – III : Module III</b>	
<b>Modules of H/W.S/W:</b> Tradeoffs, Custom Single-purpose processors, General-purpose processors, Software, Memory, Interfacing, Design technology- Hardware design, FPGA design, firmware design, driver development, RTOS porting, cost reduction, re-engineering, optimization, maintenance, validation and development, prototyping, turnkey product design.	8
<b>Unit – IV : Module IV</b>	
<b>Testing and verification:</b> Embedded products-areas of technology, Design and verification, Integration of the hardware and software components, testing- different tools, their selection criterion	8
<b>Certification and documentation:</b> Mechanical Packaging, Testing, reliability and failure analysis, communication protocols, Certification (EMI / RFI) and Documentation. Study of any TWO real life embedded products in detail.	

<b>Text Books: (Book Title, Name of the author, name of the Publisher, edition, year of publication)</b>
1. Frank Vahid and Tony Givargis , “Embedded System Design: A Unified Hardware/Software Introduction”, John Wiley publication
<b>Reference Books:</b>
1. P Marwedel, “Embedded System Design”, Springer publication

<b>MVEL510D:Optimization Technique</b>		
<b>Teaching Scheme:</b>	<b>Examination Scheme (Theory)</b>	<b>Examination Scheme (Laboratory)</b>
<b>Lectures:</b> 3 Hrs/Week <b>Tutorials:</b> Nil <b>Practical:</b> Nil	<b>TAE:</b> 20 Marks <b>CAE :</b> 20 Marks <b>ESE:</b> 60 Marks	<b>Practical:</b> Nil
<b>Credit :</b>	<b>3</b>	
<b>Prerequisite (If any):</b>		
<b>Course Objective:</b>		
1. Student should understand various optimization techniques for Engineering Designs		
2. Should be able to apply optimization techniques for Designs.		
<b>Course Outcome:</b>		
1. Formulate optimization problems.		
2. Understand and apply the concept of optimality criteria for various type of optimization problems.		
3. Solve various constrained and unconstrained problems in single variable as well as multivariable .		
4. Apply the methods of optimization in real life situation.		
<b>Course Contents</b>		<b>Hrs</b>
<b>Module I :</b> First and second order conditions for local interior optima (concavity and uniqueness), Sufficient conditions for unique global optima.		8
<b>Module 2:</b> Constrained optimization with Lagrange multipliers; Sufficient conditions for optima with equality and inequality constraints.		8
<b>Module 3:</b> Recognizing and solving convex optimization problems. Convex sets, functions, and optimization problems. Least-squares, linear, and quadratic optimization. Geometric and semi definite programming.		8
<b>Module 4:</b> Vector optimization. Duality theory. Convex relaxations. Approximation, fitting, and statistical estimation. Geometric problems. Control and trajectory planning.		8

<b>Books: (Book Title, Name of the author, name of the Publisher, edition, year of publication)</b>
1. Stephen Boyd and Lieven Vandenberghe, <i>Convex Optimization</i> , Cambridge University Press
2. A. Ben-Tal, A. Nemirovski, <i>Lectures on Modern Convex Optimization: Analysis, Algorithms, and Engineering Applications</i> , SIAM
3. D. P. Bertsekas, A. Nedic, A. E. Ozdaglar, <i>Convex Analysis and Optimization</i> , Athena Scientific.
4. D. P. Bertsekas, <i>Nonlinear Programming</i> , Athena Scientific.
5. Y. Nesterov, <i>Introductory Lectures on Convex Optimization: A Basic Course</i> , Springer.

<b>MVEL510E:Design and Analysis of Algorithm</b>		
<b>Teaching Scheme:</b>	<b>Examination Scheme (Theory)</b>	<b>Examination Scheme (Laboratory)</b>
<b>Lectures:</b> 3 Hrs/Week <b>Tutorials:</b> Nil <b>Practical:</b> Nil	<b>TAE:</b> 20 Marks <b>CAE :</b> 20 Marks <b>ESE:</b> 60 Marks	<b>Practical:</b> Nil
<b>Credit :</b>	<b>3</b>	
<b>Prerequisite (If any):</b>		
<b>Course Objective:</b>		
1. Analyse the asymptotic performance of algorithms		
2. Apply important algorithmic design paradigms and methods of analysis		
3. Synthesize efficient algorithms in common engineering design situations.		
<b>Course Outcome:</b>		
1. Discuss the correctness of algorithms using inductive proofs and invariants.		
2. Analyse randomized algorithms. Employ indicator random variables and linearity of expectation to perform the analyses		
<b>Course Contents</b>		<b>Hrs</b>
<b>Module I :</b> Introduction- Fundamental characteristics of an algorithm. Basic algorithm analysis –Asymptotic analysis of complexity bounds– best, average and worst-case behaviour, standard notations for expressing algorithmic complexity.		8
<b>Module 2:</b> Empirical measurements of performance, time and space trade-offs in algorithms.		8
<b>Module 3:</b> . Properties of big-Oh notation – Recurrence equations – Solving recurrence equations – Analysis of linear search. Divide and Conquer.		8
<b>Module 4:</b> General Method – Binary Search – Finding Maximum and Minimum – Merge Sort – Greedy Algorithms: General Method – Container Loading – Knapsack		8

<b>Books: (Book Title, Name of the author, name of the Publisher, edition, year of publication)</b>
1. Algorithm Design – Jon Kleinberg and Eva Tardos
2Introduction to Algorithms – T.H. Corman et. Al

<b>MVEL511A: ASIC DESIGN</b>		
<b>Teaching Scheme:</b>	<b>Examination Scheme (Theory)</b>	<b>Examination Scheme (Laboratory)</b>
<b>Lectures:</b> 3 Hrs/Week <b>Tutorials:</b> Nil <b>Practical:</b> Nil	<b>TAE:</b> 20 Marks <b>CAE :</b> 20 Marks <b>ESE:</b> 60 Marks	<b>Practical:</b> Nil
<b>Credit</b>	<b>3</b>	
<b>Prerequisite (If any):</b>		
<b>Course Objective:</b>		
<ol style="list-style-type: none"> <li>To prepare the student to be an entry level industrial standard cell ASIC or FPGA designer.</li> <li>To give the student an understanding of issues and tools related to ASIC/FPGA design.</li> <li>Prepare the student for implementation, including timing, performance and power optimization, verification and manufacturing test.</li> </ol>		
<b>Course Outcome:</b>		
<ol style="list-style-type: none"> <li>The student will understand the skills of designing analog and digital ASICs.</li> <li>The student will use the basics of the PLDs for designing IP Cores.</li> <li>The student will understand the ASIC testing.</li> </ol>		
<b>Course Contents</b>		<b>Hrs</b>
<b>Unit – I : Module I</b>		
Introduction to ASIC : Introduction to ASIC, Types of ASIC, ASIC Design flow, Comparison between ASIC technologies, SIC cell libraries. Design entry by VHDL, Modeling of combinational and sequential circuits, Logic synthesis and logic simulations like static timing analysis, functional simulation and Test benches.		8
<b>Unit – II : Module II</b>		
Mixed Signal ASIC Design : Mixed Signal ASIC Design, practical aspects of mix analog digital design, gate level mixed mode simulation, synthesis and testing. A brief introduction to signal integrity effects in ASIC design.		8
<b>Unit – III : Module III</b>		
ASIC construction : ASIC construction with goals, objectives and various algorithms for system partitioning, floor-planning placement and routing, Parameter extraction with Post layout simulation and Pre layout simulation.		8
<b>Unit – IV : Module IV</b>		
Testing techniques used in ASIC : Testing techniques used in ASIC like Automatic test pattern generation, Scan test, Built in self-test and JTAG. Brief view of Stuck at fault models and fault simulation. ASIC Verification and its issues, Types and features of existing available EDA tool.		8
<b>Text Books: (Book Title, Name of the author, name of the Publisher, edition, year of publication)</b>		
1. Michael Smith, “Application Specific Integrated Circuits” Pearson Education Asia		
2. R.S. Soin, F. Maloberti and J. Franca, “Analogue-digital ASICs: circuit techniques, design tools and applications”, IEE Publications		
<b>Reference Books:</b>		
1. Raminderpal Singh, “Signal Integrity Effects in Custom IC and ASIC Designs”, Wiley Publications		

<b>MVEL511B: NETWORK ON CHIP</b>		
<b>Teaching Scheme:</b>	<b>Examination Scheme (Theory)</b>	<b>Examination Scheme (Laboratory)</b>
<b>Lectures:</b> 3 Hrs/Week <b>Tutorials:</b> Nil <b>Practical:</b> Nil	<b>TAE:</b> 20 Marks <b>CAE :</b> 20 Marks <b>ESE:</b> 60 Marks	<b>Practical:</b> Nil
<b>Credit :</b>	<b>3</b>	
<b>Prerequisite (If any):</b>		
1. Basics communication		
<b>Course Objective:</b>		
1. To learn the basic concepts of NOC design by studying the topologies, router design and MPSOC styles,		
2. To learn sample routing algorithms on a NOC with deadlock and live lock avoidance,		
3. To understand the role of system-level design and performance metrics in choosing a NOC design,		
4. To understand the relationship between semiconductor technology, computer architecture and computer networking in the design of the communication network for a MPSOC or a many-core design.		
<b>Course Outcome:</b>		
1. To learn the basic concepts of NOC design by studying the topologies, router design and MPSOC styles,		
2. To learn sample routing algorithms on a NOC with deadlock and live lock avoidance,		
3. To understand the role of system-level design and performance metrics in choosing a NOC design		
<b>Course Contents</b>		<b>Hrs</b>
<b>Unit – I:</b> Communication infrastructure between the many cores of a multi-processor system one-chip (MPSOC)		8
<b>Unit – II</b> Quad-core, eight-core, eighty-core processors that target exa-scale computing or multicore systems that target high-performance mobile computing.		8
<b>Unit – III</b> Systematic understanding, design and analysis of NOCs will be covered.		8
<b>Unit – IV:</b> In particular, the focus will be on topics that include Topology design, Routing algorithms, Router design Emerging NOC paradigms, System-level performance metrics		8

<b>Text Books: (Book Title, Name of the author, name of the Publisher, edition, year of publication)</b>
1. Architectures A Holistic Design Exploration Chrysostom's Nicopoulos, Vijaykrishnan Narayanan & Chita R. Das Springer 2001 1st
2. "Networks-on-Chips theory and Practice Fayezegebali, Haythamel miligi, Hqahed Watheq E1-Kharashi Dramatic Press 2003 2nd
<b>Reference Books:</b>
1. Designing Reliable and Efficient Networks on Chips Srinivasan Murali by BPB Publication 2001 1st



<b>MVEL511C: DSP PROCESSORS &amp; ARCHITECTURES</b>		
<b>Teaching Scheme:</b>	<b>Examination Scheme (Theory)</b>	<b>Examination Scheme (Laboratory)</b>
<b>Lectures:</b> 3 Hrs/Week <b>Tutorials:</b> Nil <b>Practical:</b> Nil	<b>TAE:</b> 20 Marks <b>CAE :</b> 20 Marks <b>ESE:</b> 60 Marks	<b>Practical:</b> Nil
<b>Credit :</b>	<b>3</b>	
<b>Prerequisite (If any):</b>		
1. Advanced Digital Signal Processing		
<b>Course Objective:</b>		
1. To impart Digital Signal Processor basics		
2. Third generation DSP Architecture and programming skills		
3. Advanced DSP architectures and some applications.		
<b>Course Outcome:</b>		
1. Be able to identify the basic architectural elements of DSP hardware;		
2. Understand common real-time DSP algorithms for filtering and multimedia processing applications;		
3. Gain an appreciation for the trade-offs necessary in algorithm design for real-time DSP implementation;		
<b>Course Contents</b>		<b>Hrs</b>
<b>Unit – I :</b> An overview of DSP concepts-Linear system theory, DFT, FFT, realization of digital filters. Typical DSP algorithms, DSP applications.		8
<b>Unit – II :</b> Data flow graph representation of DSP algorithm. Loop bound and iteration bound Retiming and its applications		8
<b>Unit – III :</b> Algorithms for fast convolution. Algorithmic strength reduction in filters and transforms.DCT and inverse DCT. Parallel FIR filters.		8
<b>Unit – IV :</b> Pipelining of FIR filters. Parallel processing. Pipelining and parallel processing for low power. Pipeline interleaving in digital filters. Pipelining and parallel processing for IIR filters. Low power IIR filter design using pipelining and parallel processing, Pipelined adaptive digital filters. Round off noise and its computation.		8
<b>Unit – V :</b> State variable description of digital filters, Round off noise computation using state variable description. Scaling using slow-down, retiming and pipelining		8

<b>Text Books: (Book Title, Name of the author, name of the Publisher, edition, year of publication)</b>
<b>Reference Books:</b>
1. Discrete time signalprocessing Oppenheim and Schaffer Prentice Hall. 1999 1st
2. Digital Signal Processing principals J. G.Proakis, D.G.Manolakis Prentice Hall 2003 1st
3. Theory and Applications of Digital Signal ProcessingRabinar and Gold Prentice Hall 2001 2nd

<b>MVELL511D: SOFTWARE DEFINED RADIO</b>		
<b>Teaching Scheme:</b>	<b>Examination Scheme (Theory)</b>	<b>Examination Scheme (Laboratory)</b>
<b>Lectures:</b> 3 Hrs/Week <b>Tutorials:</b> Nil <b>Practical:</b> Nil	<b>TAE:</b> 20 Marks <b>CAE :</b> 20 Marks <b>ESE:</b> 60 Marks	<b>Practical:</b> Nil
<b>Credit</b>	<b>3</b>	
<b>Prerequisite (If any):</b>		
<b>Course Objective:</b>		
<ol style="list-style-type: none"> <li>1. To enable the student to understand the evolving paradigm of Software Defined radio communication and the enabling technologies for its implementation.</li> <li>2. To enable the student to understand the essential functionalities and requirements in designing software defined radios and their usage for cognitive communication.</li> <li>3. To expose the student to the evolving next generation wireless networks and their associated challenges.</li> </ol>		
<b>Course Outcome:</b>		
<ol style="list-style-type: none"> <li>1. The student will study Needs, Characteristics, Benefits and Design Principles of a Software Radio.</li> <li>2. The student will be study design aspects of software radios.</li> <li>3. The student will understand concept of Smart Antennas.</li> <li>4. The student will study key hardware elements and related Trade-Offs.</li> </ol>		
<b>Course Contents</b>		<b>Hrs</b>
<b>Unit – I :Module I</b>		
<b>Fundamentals of SDR:</b> Software Radios, Needs, Characteristics, Benefits, Design Principles of a Software Radio, Radio frequency implementation issues, Principal Challenge of Receiver Design		8
<b>Unit – II : Module II</b>		
<b>RF and SDR:</b> RF Receiver Front-End Topologies, Enhanced Flexibility of the RF Chain with Software Radios, Transmitter Architectures and their issues, Noise and Distortion in the RFChain, Timing Recovery in Digital Receivers Using Multirate Digital Filters		8
<b>Unit – III : Module III</b>		
<b>Signals in SDR:</b> Approaches to Direct Digital Synthesis, Analysis of Spurious Signals, Spurious Components due to Periodic Jitter, Band-pass Signal Generation, Hybrid DDS-PLL Systems, Generation of Random Sequences, Parameters of data converters		8
<b>Unit – IV : Module IV</b>		
<b>Smart Antennas:</b> Concept of Smart Antennas, Structures for Beam-forming Systems, Smart Antenna Algorithms, Digital hardware choices, Key Hardware Elements, DSP Processors, Field Programmable Gate Arrays, Trade-Offs in Using DSPs, FPGAs and ASICs		8
<b>Case studies in Radio System:</b> Power Management Issues, Object-oriented representation of radios and network resources, Mobile Application Environments, Joint Tactical Radio System, Case studies in software radio design.		

<b>Text Books: (Book Title, Name of the author, name of the Publisher, edition, year of publication)</b>
1. Jeffrey H. Reed, “Software Radio: A Modern Approach to Radio Engineering”, Prentice

Hall PTR; May 2002 ISBN: 0130811580
2. Dillinger, Madani, Alonistioti (Eds.), “Software Defined Radio, Architectures, Systems and Functions”, Wiley 2003
<b>Reference Books:</b>
1. Bard, Kovarik, “Software Defined Radio, The Software Communications Architecture”, Wiley 2007
2. Johnson, C.R. and W.A. Sethares, “Telecommunication Breakdown: Concepts of Communication Transmitted via Software-Defined Radio, Pearson Prentice Hall, 2004
3. Bard, John and Kovarik, Vincent, “Software Defined Radio: The Software Communications Architecture”, Wiley Series in Software Radio, 2007

<b>MVEL511E: Energy Studies</b>		
<b>Teaching Scheme:</b>	<b>Examination Scheme (Theory)</b>	<b>Examination Scheme (Laboratory)</b>
<b>Lectures:</b> 3 Hrs/Week <b>Tutorials:</b> Nil <b>Practical:</b> Nil	<b>TAE:</b> 20 Marks <b>CAE :</b> 20 Marks <b>ESE:</b> 60 Marks	<b>Practical:</b> Nil
<b>Credit</b>	<b>3</b>	
<b>Prerequisite (If any):</b>		
<b>Course Objective:</b>		
1. To introduce the concepts of Interrelationship between energy, ecology and environment.		
2. Environmental issues related to harnessing and utilization of various sources of energy.		
3. Related environmental degradation.		
<b>Course Outcome:</b>		
1. Interrelationship between energy and environment		
2. Classification of energy sources, Environmental issues related to harnessing to fossil fuels (coal, oil, natural gas),		
3. Geothermal, tidal, nuclear energy, solar, wind, hydropower, biomass		
<b>Course Contents</b>		<b>Hrs</b>
<b>Unit – I :Module I</b>		8
Energy Sources : Fossil fuels, Nuclear fuels, hydel, solar, wind and bio fuels in India, Energy conservation, Nuclear energy through fission and fusion processes.		
<b>Unit – II : Module II</b>		8
Energy Conservation: Energy conversion from source to utility, Solar, Nuclear, Geothermal, Tide and Wind Energies. Global Energy Scenario: Role of energy in economic development and social transformation, Overall energy demand, availability and consumption .		
<b>Unit – III : Module III</b>		8

Depletion of energy resources and its impact on economy, Non-proliferation of nuclear energy. International energy policies of G-8, G-20, OPEC and European union countries.	
<b>Unit – IV : Module IV</b>	
Indian Energy Scenario- Commercial and noncommercial forms of energy, Utilization pattern in the past, present and also future prediction, Sector wise energy consumption. Energy Policy: Energy policy issues at global level, national level and state level, Energy conservation act 2001, Electricity act 2003, Energy pricing and its impact on global variations	8

<b>Books: (Book Title, Name of the author, name of the Publisher, edition, year of publication)</b>
1. Jose Goldenberg, Thomas Johanson, and Reddy, A.K.N., Energy for Sustainable World, WileyEastern, 2005.
2. Charles E. Brown, World Energy Resources, Springer Publication, New York, 2002.
3. Culp, A.W., Principles of Energy Conversion, McGraw Hill New York, 2004.
4. Bukhootsow, B., Energy Policy and Planning, Prentice Hall of India, New Delhi, 2003.

<b>MVEP512: LAB II</b>		
<b>Teaching Scheme:</b>	<b>Examination Scheme(Theory)</b>	<b>Examination Scheme (Laboratory)</b>
<b>Lectures:</b> Nil <b>Tutorials:</b> Nil <b>Practical:</b> 4Hrs/Week	<b>TAE:</b> Nil <b>CAE :</b> Nil <b>ESE:</b> Nil	<b>Practical: 100 Marks</b>
<b>Credit</b>		<b>2</b>
<b>Prerequisite (If any):</b>		
<b>Course Objective:</b>		
<ol style="list-style-type: none"> <li>1. To understand design CMOS circuits .</li> <li>2. To design, model and interface SoC</li> <li>3. To design and implement DSP algorithms on DSP Processor Platform.</li> <li>4. To use various EDA Tools for design and simulation</li> </ol>		
<b>Course Outcome: After successfully completing the course students</b>		
Use software development tools& Should be able to		
<ol style="list-style-type: none"> <li>1. Design CMOS circuits</li> <li>2. Design, model and interface SoC</li> <li>3. Design and implement DSP algorithms on DSP Processor Platform</li> <li>4. Use various EDA Tools for design and simulation</li> <li>5. Design Sub system of Software Defined Radio.</li> </ol>		
<b>List of Practical</b>		
The laboratory work will be based on completion of minimum four assignments/experiments confined to the courses of that semester.		
<ol style="list-style-type: none"> <li>1. Design, prepare, layout and simulate CMOS Differential Amplifier and Cascade amplifier</li> </ol>		

2. Design CMOS RF amplifier and suggest suitable technique to enhance BW
3. Design memory system for SoC and Embedded Software and energy management techniques
4. Design adaptive filters using DSP Processor
5. Design a Smart antenna
6. Implement processor functional components like MAC.
7. Writing a VHDL Code to simulate, synthesize, place and route RAM/FIFO on PLD.
8. Draw CMOS layout and simulate full adder/MUX by using DRC appropriate foundry using backend tools and verify outputs
9. Design and simulate OFDM system using Matlab.
10. Design and simulate parts of Radio Transmitter / Receiver

**MVEP513: SEMINAR I**

<b>Teaching Scheme:</b>	<b>Examination Scheme (Theory)</b>	<b>Examination Scheme (Laboratory)</b>
<b>Lectures:</b> Nil <b>Tutorials:</b> Nil <b>Practical:</b> 2 Hr/Week	<b>TAE:</b> Nil <b>SAE:</b> Nil <b>ESE:</b> Nil	<b>Marks : 100</b>
<b>Credit</b>		<b>2</b>

**Prerequisite (If any):**

**Course Objective:**

1. Shall be on state of the art topic of students own choice approved by an authority.
2. The student shall submit the duly certified seminar report in standard format, for satisfactory completion of the work by the concerned Guide and head of the department/institute.

The presentation and the report should cover motivation, mathematical modeling, data-table discussion and conclusion. The reports to be prepared using LATEX derivative. To maintain the quality of the seminar work it is mandatory to the seminar guides to maintain a progressive record of the seminar.

Contact Hrs of 4Hrsper week per seminar which shall include the discussion agenda, weekly outcomes achieved during practical sessions, corrective actions and comments on the progress report as per the plan submitted by the students including dates and timing, along with the signature of the student as per the class and teacher time table (as additional teaching load).

Such record of progressive work shall be referred by the examiners during evaluation. Students should implement the idea of seminar topic using any technical open tools appropriately.

# **Syllabus for Approval**

## **Semester- III & IV**

**Scheme of Examination for M. Tech. E & TC Engineering**

**VLSI Embedded System Course**

**Semester- III**

Subject code	Subject Name	Teaching scheme (Weekly Load in hrs.)				Credits	Evaluation Scheme						ESE Duration (Hrs.)
		Lecture	Tutorial	Practical	Total		Theory			PR		Total	
							TAE 20 %	CAE 20 %	ESE 60%	Internal	External		
MVESD601	Technical Writing (LATEX)	-	-	2	2	2	-	-	-	50	50	100	-
MVEP602	Seminar-II	-	-	4	4	4	-	-	-	50	50	100	-
MVEP603	Dissertation Phase I	-	-	8	8	8	-	-	-	150	50	200	-
	<b>Total</b>	-	-	14	14	14	-	-	-	250	150	400	-

**MVEP601: Technical Writing (LATEX)**

<b>Teaching Scheme:</b>	<b>Examination Scheme (Theory)</b>	<b>Examination Scheme (Laboratory)</b>
<b>Lectures:</b> Nil <b>Tutorials:</b> Nil <b>Practical:</b> 2Hr/Week	<b>TAE:</b> Nil <b>SAE:</b> Nil <b>ESE:</b> Nil	<b>Internal: 50</b> <b>External : 50</b> <b>Total Marks : 100</b>
<b>Credit</b>		<b>2</b>

**Prerequisite (If any):**

**Course Objective:**

1. This course discusses the principles of composing decent pieces of technical writings. We will discuss strategies for different types of writing, including academic papers, presentation slides, resume/CV, statement of purpose, and popular science articles.
2. The course will lay more emphasis on *writing*.

**Course Outcomes:**

1. Apply many important techniques of technical writing .
2. Produce well-written reports, instructions, memos, chapters, and other common types of documents
3. Edit a piece of writing in an effective manner
4. Develop a set of slides for a presentation and deliver an effective presentation
5. Use the LATEX typesetting system
6. Develop indexes for books

**Course Contents:**

1. Issues of technical writing and effective presentation of material.
2. Types of documentation, papers, books, and computer programs.
3. Use of Latex for writing.
4. Writing IEEE paper in Format, dissertation format and writing articles.
5. Resume writing .



<b>MVEP602: SEMINAR II</b>		
<b>Teaching Scheme:</b>	<b>Examination Scheme (Theory)</b>	<b>Examination Scheme (Laboratory)</b>
<b>Lectures:</b> Nil <b>Tutorials:</b> Nil <b>Practical:</b> 4 Hr/Week	<b>TAE:</b> Nil <b>SAE:</b> Nil <b>ESE:</b> Nil	<b>Internal: 50</b> <b>External : 50</b> <b>Total Marks : 100</b>
<b>Credit</b>		<b>4</b>
<b>Prerequisite (If any):</b>		
<b>Course Objective:</b>		
<p>Shall be on state of the art topic of students own choice approved by an Departmental Research Committee (DRC).</p> <p>The student shall submit the duly certified seminar report in standard format, for satisfactory completion of the work by the concerned Guide and head of the department/institute.</p> <p>Seminar-II shall be on the topic relevant to latest trends in the field.</p> <p>Term work should consist of ---</p> <p>I) Spiral bound report preferably, printed on both sides of paper on the topic of dissertation work and should be submitted in standard format having following contents.</p> <p>i) A report on training undergone on a construction project site/ organization /for a period of minimum 15 days , including the data collection necessary for the project work.</p> <p>ii) A report on the topic of dissertation , containing the following :</p> <p>a) Literature review and problem statement formulation.</p> <p>b) Research Methodology and proposed schedule of completion of project work.</p> <p>c) Students should prepare a power point presentation to be delivered in 15 minutes and should be able to answer questions asked in remaining five minutes.</p> <p>II) Spiral bound report preferably, printed on both sides of paper on vocational training of 2 weeks.</p>		

<b>MVEP603: Dissertation Phase I</b>		
<b>Teaching Scheme:</b>	<b>Examination Scheme (Theory)</b>	<b>Examination Scheme (Laboratory)</b>
<b>Lectures:</b> Nil <b>Tutorials:</b> Nil <b>Practical:</b> 8 Hr/Week	<b>TAE:</b> Nil <b>SAE:</b> Nil <b>ESE:</b> Nil	<b>Internal: 150</b> <b>External : 50</b> <b>Total Marks : 200</b>
<b>Credit</b>		<b>8</b>
<b>Prerequisite (If any):</b>		
<b>Course Objective:</b>		
The project work will start in semester- III and should preferably be a live problem in the industry or macro-		

issue of industry and should involve scientific research, design, collection and analysis of data, determining solutions and must preferably bring out the individuals contribution.

The Dissertation Stage-I report should be presented in a standard format , in a spiral bound hard copy, preferably printed on both sides of paper, containing the following contents.

- i) Introduction including objectives, limitations of study
- ii) Literature survey, background to the research.
- iii) Problem statement and methodology of work.
- iv) Theoretical contents associated with topic of research
- v) Filed application, case studies
- vi) Data collection from field/organization or details of experimental work/analytical work
- vii) Part analysis/ inferences
- viii) Details of remaining work to be completed during the project work stage-II
- ix) References

Students should prepare power point presentation to be delivered in 25 minutes and should be able to answer questions asked in remaining five minutes.( It is preferred that at least one paper on the research area be preferred in a conference or published in a referred journal)

Scheme of Examination for M. Tech. E & TC Engineering													
VLSI Embedded System Course													
Semester-IV													
1	Subject Name	Teaching scheme (Weekly Load in hrs.)				Credits	Evaluation Scheme						ESE Duration (Hrs.)
		Lecture	Tutorial	Practical	Total		Theory			PR		Total	
							TAE 20 %	CA E 20 %	ESE 60%	Internal	External		
MVEP604	Seminar - III	-	-	4	4	4	-	-	-	50	50	100	-
MVEP605	Dissertation Phase II	-	-	16	16	16	-	-	-	150	50	200	-
	<b>Total</b>	-	-	20	20	20	-	-	-	200	100	300	-

MVEP604: SEMINAR III		
Teaching Scheme:	Examination Scheme (Theory)	Examination Scheme (Laboratory)
<b>Lectures:</b> Nil <b>Tutorials:</b> Nil <b>Practical:</b> 4 Hr/Week	<b>TAE:</b> Nil <b>SAE:</b> Nil <b>ESE:</b> Nil	<b>Internal:</b> 50 <b>External :</b> 50 <b>Total Marks : 100</b>
<b>Credit</b>		<b>4</b>
<b>Prerequisite (If any):</b>		
<b>Seminar III:</b> Shall preferably an extension of <b>seminar II</b> . The student shall submit the duly certified seminar report in standard format, for satisfactory completion of the work by the concerned guide and Head of the Department.		

**MVEP605 : Dissertation Phase II**

<b>Teaching Scheme:</b>	<b>Examination Scheme (Theory)</b>	<b>Examination Scheme (Laboratory)</b>
<b>Lectures:</b> Nil <b>Tutorials:</b> Nil <b>Practical:</b> 16 Hr/Week	<b>TAE:</b> Nil <b>SAE:</b> Nil <b>ESE:</b> Nil	<b>Internal: 150</b> <b>External : 50</b> <b>Total Marks : 200</b>
<b>Credit</b>		<b>16</b>

**Prerequisite (If any):****Course Objective: The students should be :**

1. Able to design system for research problem
2. Able to apply latest technology.
3. Able to apply testing skills.
4. Able to implement other real time problems

**Dissertation Stage – II**

In Dissertation Stage – II, the student shall complete the remaining part of the dissertation which will consist of the fabrication of set up required for the project, work station, conducting experiments and taking results, analysis & validation of results and conclusions.

Student should publish one International Journal Paper (having ISSN Number and preferably with Citation Index II); or paper can be published in reputed International Journal recommended by the guide of the Dissertation and in addition to above the term work shall include the paper published.

To maintain the quality of the dissertation work it is mandatory on the dissertation guides to maintain a progressive record of the dissertation contact 8 Hrs of at least 4Hrs per week which shall include the dissertation discussion agenda.

Weekly outcomes achieved during practical sessions, corrective actions and comments on the progress report as per the plan submitted by the students including dates and Such record of progressive work shall be referred by the dissertation examiners during evaluation.

The student shall prepare the duly certified final report of project work in standard format for satisfactory completion of the work by the concerned guide and Head of the Department