

DATE	SECTIONNAME
December 3, 2018	A
December 6, 2018	A
December 6, 2018	A
December 10, 2018	A
December 13, 2018	A
December 13, 2018	A
December 17, 2018	A
December 20, 2018	A
December 20, 2018	A
December 24, 2018	A
December 27, 2018	A
December 27, 2018	A
December 31, 2018	A
January 3, 2019	A
January 3, 2019	A
January 7, 2019	A
January 14, 2019	A
January 17, 2019	A
January 17, 2019	A
January 21, 2019	A
January 24, 2019	A
January 24, 2019	A
January 28, 2019	A
January 31, 2019	A
January 31, 2019	A
February 4, 2019	A
February 7, 2019	A
February 7, 2019	A
February 11, 2019	A
February 14, 2019	A
February 14, 2019	A
February 25, 2019	A
February 28, 2019	A
February 28, 2019	A
March 7, 2019	A
March 7, 2019	A
March 14, 2019	A
March 18, 2019	A
March 25, 2019	A
March 28, 2019	A
March 28, 2019	A

TOPIC_COVERED	UNIT_NO
Introduction	1
Functional Units, Basic operational concepts	1
Bus Structure, Performance Measures	1
, System Architecture, VLSI Era	1
Von Neumann Architecture. Addressing modes	1
Execution of Instructions	1
Data Representation, Fixed and Floating point numbers	2
Signed numbers,Fixed-Point Arithmetic	2
Booths Algorithm, Division	2
Restoring and Non Restoring algorithms	2
Arithmetic Logic unit, Floating point representations	2
IEEE standards	2
Floating point arithmetic	2
Mumericals on fixed & Floating Point arithmetic	2
Basic Concept, Hardwired control	3
Micro programmed Control	3
Coprocessor,Pipeline Control,Pipeline Performance.	3
Comparision of all types of control	3
Characteristics of memory, Internal and External Memory	4
RAM: SRAM, DRAM,	4
SDRAM,RDRAM,DRAM, SDRAM	4
RDRAM ROM,, CDROM, USB	4
: PROM, EPROM, EEPROM	4
Associative Cache Memory, Virtual Memory,	4
Memory, Secondary Memory, Performance	4
I/O mapped I/O and memory mapped I/O	5
Interrupts and interrupts Handling Mechanisms	5
Direct Access Memory, Buses: synchronous vs. asynchronous	5
Interface Circuits, Standard I/O Interface:	5
PCI,SCSI,USB, magnetic disk, magnetic tape	5
Superscalar Processors, Multiple Processor Organizations	6
Symmetric Multiprocessors, Clusters, Non -uniform Memory Access	6
Vector Computations, Bus allocation Schemes	6
RISC: Instruction execution characteristics,	6
compiler based register ,optimization	6
RISC architecture and pipeliningRISC Vs CISC	6
Revision	6
Revision	6
Revision	6
Revision	6
Revision	6

LECTURE_NO	REMARK	BATCH	SLOTNAME
1			
2			
3			
4			
5			
6			
7			
8			
9			
10			
11			
12			
13			
14			
15			
16			
17			
18			
19			
20			
21			
22			
23			
24			
25			
26			
27			
28			
29			
30			
31			
32			
33			
34			
35			
36			
37			
38			
39			
40			
41			